母 日本国特許庁 (JP)

①特許出顧公開

^②公開特許公報(A)

昭56—82961

①Int. Cl.³ G 06 F 13/00

域別配号

庁内整理番号 7361—5B

❷公開 昭和56年(1981)7月7日

発明の数 1 審査請求 朱請求

(全 4 頁)

⊗メモリ制御方式

2)4

度 昭54-160587

②出 原昭54(1979)12月11日

0关 明 者 川勝匡祉

川崎市中原区上小田中1015番地 富士通株式会社内

の出 顕 人 富士通株式会社

川崎市中原区上小田中1015番地

砂復代理人 弁理士 山谷時景

4 4 4

1. 元明の名称 ノモリ別郷方式

2. 特許請求の裁問

8. 另外の詳細な経典

本先男はメモリ 前側方式に回し、特にアクセス メイムの典なる値数のメモリに対してもアクセス 可認にしたメモリ 前脚方式に関するものである。

しかし、コストの確認という製成からかれば、 メモリの記憶容全は大きくしたいか、すべてを成 遂化するのではなく、一節を高速減子で研放し、 他を低速メモリ 栄子で構成し、何えば常庭プログ ラムのように使用機反の高いものは高速メモリネ 子に希的するという 受求があり。したがつてこの ような場合には歯作道皮の異なる ひ歌のメモリネ チにアクセスすることが必要となる。

しかしながら従来使用されているメモリに対す

初四年56- 82961(2)

しかしこのような方式では、プロセッチのクロフクに同期するための、非同期一同類化のため1タロック程度の問題化仮矢があり、また、クロック向期しない場合でも上記がモリエンドはサモ文化するための過程が到標直路日本に必要となり、またメモリのアクセスタイム

図は本発明の一実施例構成を示するのであつて、 図中、1は第1制御メモリ、2は第2制御メモリ、 8は制御メモリアドレスレジスタ、6はデコーダ、 5はアンド巡路、5はオア巡路、6は製御メモリ 出力レジスタ、7はメモリアクセスサイタルカウ ンダ、8は原集カウンタ、9は「0」検出路、10 は皮減疫量、11は应定値過路、13万重15は アンド回路をそれぞれ示す。

は、「関係メモリーは、高速度でアクセスできるメモリであつて、使用機度の高級メモリませた。 第1別師メモリませた。 第1別師メモリまとは、 京の大谷 は、 京の大谷 に、 この は、 京の大谷 に、 この では、 この では

が交るとメモリ 制御経路さてが大幅に変更しなければならないという欠点がある。

したがつて本発明はこのような問題点を改善す るとともに、アクセスタイムの異さるメモリにも アクセス可担とするメモリ制御方式を接供する。 のであり、COために木発明によるメモリ制御方 大七世, 神色 多色色色色素色色色色色色色色色色 アクセスタイムが記入されるメモリアクセスタイ 4.保持手数と、数メモリアクセスメイム保持手段 にアクセスすべきメモリのアクセスメイムを記入 するアクセスタイム記入手紋と、上記プセリアク セスタイム保持手段に保持されたアクセスタイム の経過を検出する時間検出手段を具備し、上記で クセスタイム保持手段に保持されたメモリアクセ スタイムが低速したとまアクセスすべきメモリの メモリアクセスが終了したものと認識するように したことを存在とする。

以下本是別の一貫通例を成付の頃にもとづき観明する。

りしまたはある領海メモリるのいずれか一方が選択される。

メモリアクセステイクルカウンメリは、 過足値 但唯11から伝達された一定値が記入されている。 この一定値は、乗し割削メモリ1のアクセスタイ ムに寄しいクロック政が記入される。例えばあし 削押メモリ1のアクセスタイムが100mょ であ シタップクの馬根が 3 G M の場合には「 6 」が足 入される。長寒カウンメ8份メロッメに応じてメ モリアクセスサイクルカクンタ1に比入された森 モー1するものであつて、例えばはメモリアクセ スカウンタ!に「も」が比入るれているとま。も クロック使には「0」が必入されることにせる。 そしてこの「0」が「0」核出鉄9により検出す れる。彼其慈麗10は、成1成為メモリ1または 第3期 椰メモリミから 飲出した データ と外 部国 路 条件等により収集を行えい。その差条得られた値 **モメモリアクセスカウンメリにセットするもので** あり、Cの場合には盧足延山時11から伝達すれ た一定値とは別の選が記入される。

(3) 1385 - 82961(3)

いま、初め無1戦闘メモリ1をアクセスする場 合には、メイン・データ・ペスから気得メモリア ドレスレジスタ目にアドレス情報お記入される。 そしてメモリアクセス制御信号(MAOO)Iお 「1」となりアンド鼠の13ポオン状態となず。 **副足譲退者11かり収達された一定値がメモリア** クセズダケンタリに此入される。そしてメモリア クセススメート信号が「1」となりアンド回路14 がオン状態となるので、メモリアクセスティクル カウンタリの個はチョッチの印加幅に減算カウン メ8により一1すれる。この時に対解メモリアド レスレジスメミに記入されたアドレス信服により デコーダもは選択官号の30を「1」とし、減1 削減メモリしの推定されたアドレスに記入された ⁻ーメが成出される。そして上記表昇カウンメ8 ~より上記メモリアクセスサイタルカウンよりが 「0」にせつたとき。これを「0」収出毎9が核 出して「1」を出力し、アンド回筒をきオン状態 にする。かくして成1割婦メモリ1から政出され た データ がアンド 回絡 5 を紙由して制御メモリ出

系カウンタ8により「0」になつたとま「0」検出等9は「1」を出力する。そしてこのとまには2 前間メモリるから配出されたデータが剥削メモリ出力レジスタ6に記入されることになる。このようなことが過退され、第1 割削メモリ1とはアクセスタイムの共なる点を削削メモリ2を必要に応じてアクセスすることができる。

カレジスメ8に出力される。そしてそのアドレス 情報にもとづき次にアタセスすべき制備メモリの アドレス情報が制備メモリアドレスレジスメ3に 記入され、また同時に各種制備信号が必要とする ところに伝達される。これにより成出されたアド レス情報が再び終1制御メモリ1に対するもので われば、上記したような方式により、第1制御メ モリ1が再びアクセスされる。

いたものとは異なるアクセスタイムを有するものに求意えたようで適合。この乗しいものにあわせてその値を設定することも可能である。

見に、マイクロプログラム調算装置を各種用途 に応じて、マイクロ合合の実行選択、マイクロブ ログラム量を選挙に変えることも不易男を使用す れは用手になる。


でなわる。コントロールメモリを大容量にしたい目的があり、コントロールメモリのアクセスタイムは多少遅くでもよい様を場合には、コントロールメモリ金体をアクセスタイムが進く。かつ大容量のものに変えでも、質労会戦の回路を変更することなく実現できる。

なお、以上の説明では朗娜メモリとして使用した例について説明したが、勿論本発明はこれのみに限定されるものではない。

4. 超氢の簡単な証券

森付配面は本島男の一兵施何将以を示す。

助中、1は減1割回メモリ、2は再2割両メモリ、8は割卸メモリアドレスレジスタ、6はデコーダ、5はアンド回路、6は製肉メモリ出力レジスタ、7はメモリアクセスナイタルカウンタ、8は減2カウンタ、9は「0」成出谷、10は漢字・11は固定重函路、12万至15はアンド回路、16はサービスプロセッチをそれぞれ示す。



(19) Japanese Patent Office (JP)

(12) Official Gazette for Kokai Patent Applications (A)

(11) Japanese Patent Application Kokai Publication No. S56-82961

July 7, 1981

(51) Int. Cl. ³

Identification Symbol

JPO File Number

G 06 F 13/00

7361-5B

(43) Kokai Publication Date

7501-51

Number of Inventions: 1

Request for Examination: Not Submitted

(Total of 4 pages in the original Japanese)

(54) Memory control method

(21) Patent Application Filing Number S54-160587

(22) Patent Application Filing Date De

December 11, 1979

(72) Inventor

Kunihiro Kawamasa

c/o Fujitsu Ltd.

1015 Kamiodanaka

Nakahara-ku, Kawasaki-shi

(71) Applicant

Fujitsu Ltd.

1015 Kamiodanaka

Nakahara-ku, Kawasaki-shi

(74) Sub Attorney/Agent

Patent Attorney Akiyoshi Yamatani

Specification

1. Title of the Invention Memory control method

2. Claims

A memory control method characterized by being endowed with

a memory access time holding means in which the access time of the memory is entered, and

an access time entering means that enters the access time of the memory that should access said memory access time holding means, and

a time detection means that detects the passage of the access time held in the abovementioned memory access time holding means, and

devised so that the memory access of the memory that should access when the memory access time held in the above-mentioned access time holding means has elapsed has ended is confirmed.

3. Detailed Description of the Invention

The present invention concerns a memory control method, particularly, a memory control method that has enabled access even with respect to a plurality of memory with different access times.

Due to great progress in memory manufacturing technology, memory devices have been made into mass storage devices, and although a lowering of costs, to some extent, is being carried out, high speed memory is as expensive as ever. However, on the other hand, the situation has developed so that inexpensive and, moreover, mass storage types of low speed memory can be obtained. And, when controlling data processing equipment, due to its versatility, expandability, easy of correcting design mistakes, and the like, a microprogramming control method that controls with a microprogram has become the main trend for data processing devices, and for this reason there is an increasing tendency for memory to be made mass storage.

However, if viewed from the viewpoint of cost reduction, an increase in memory storage capacity is wanted, but there is a demand not to make everything high-speed, but to constitute one part of high-speed memory devices and one part of low-speed memory devices, for example, to store in high-speed memory devices items that are used frequently such as resident programs. Consequently, in this type of case, accessing a plurality of memory devices of different operation speeds becomes necessary.

However, as interfaces with the memory used up to now there are: (1) as an asynchronous interface there is the method that transfers a read start signal or a write start signal to memory from a memory control circuit, and confirms the end of writing or the end of the extraction of read data, with respect to memory, by means of the fact that a memory end signal has been returned from the memory side, and reads out data, and (2) as a synchronous interface, the method that ends the operation of memory after the number of processor cycles permanently determined in advance, for example, when data is fetched from memory, it is decided, in advance, to read the data from memory after five

cycles, for example, and an operation is carried out to go and get data after five cycles after the generation of the start signal with respect to the memory.

However, with these kinds of methods there are the weak points that there is synchronization loss to the extent of the one clock or two clocks for asynchronization – synchronization, in order to synchronize the processor clock, and even when the clocks are not synchronized, a circuit for the purpose of receiving the above-mentioned memory end signal becomes necessary in the control circuit itself, and when the memory access times change, there must be great changes that extend to the memory control circuit.

Consequently, the present invention offers a memory control method to ameliorate these problems, and in addition, to enable access even to memory with different access times. For this purpose, the memory control method according to the present invention, is characterized by having [translator's note: several blacked out characters] a memory access time holding means with the memory access time entered, and an access time entering means that enters the access time of the memory that should be accessed, and a time detection means that detects the passage of the access time held in the abovementioned memory access time holding means, and by being devised so as to confirm that when the memory access time held in the above-mentioned access time holding means has elapsed, the memory access of the memory that should be accessed has ended.

One embodiment of the present invention is explained below based on the attached drawing.

The drawing shows the constitution of one embodiment of the present invention. In the drawing, 1 indicates the number one control memory, 2 indicates the number two control memory, 3 indicates the control memory address register, 4 indicates the decoder, 5 indicates the AND circuit, 5' indicates the OR circuit, 6 indicates the control memory output register, 7 indicates the memory access cycle counter, 8 indicates the subtraction counter, 9 indicates the "0" detector, 10 indicates the arithmetic unit, 11 indicates the fixed value circuit and 12 to 15 indicate AND circuits.

The number one control memory 1 is a memory that can access at a high speed, and microprograms with a high frequency of use are entered. The second control memory 2 is a memory of a lower speed than the number one memory, but is a mass storage memory, and the microprograms other than those entered in the number one memory 1 are entered. The address information of the number one control memory 1 and the number two control memory 2 is entered in the control memory address register 3. Chip selection information is included in this address information, and this is explained by the decoder 4 and, by means of the selection signals CS0 or CS1 sent as a result, either the number one control memory 1 or the number two control memory 2 mentioned above is selected.

The memory access cycle counter 7 has a fixed value transferred from the fixed value circuit 11 entered. This fixed value has the number of clocks equivalent to the access time of the number one control memory 1 entered. For example, when the access time of the number one control memory 1 is 100 ns and the cycle of a clock is 20 ns, "5" is entered. The subtraction counter 8 reduces by -1 the number entered in the memory access cycle counter 7 in proportion to the clocks, for example, when said memory access cycle counter 7 has "5" entered, after five clocks "0" is entered. And, this "0" is detected by the

"0" detector 9. The arithmetic unit 10 carries out operations based on the data read out from the number one control memory 1 or the number two control memory 2 and the external circuit conditions, and the like, and the value obtained as a result is set in the memory access cycle counter 7, and in this case a value different from the fixed value transferred from the fixed value circuit 11 is entered.

Now, first, when the number one control memory 1 is accessed, address information is entered in the control memory address register 3 from the main database. And then the memory access control signal (MACC) I becomes "1" and the AND circuit 12 attains the ON state, and the fixed value transferred from the fixed value circuit 11 is entered in the memory access cycle counter 7. And since the memory access start signal becomes "1" and the AND circuit 14 attains the ON state, the value of the memory access cycle counter 7 is made -1 [Tr.note: reduced by 1?] by the subtraction counter 8, for every impression of the clock. During this time the decoder 4 set the selection signal CS0 to "1" according to the address information entered in the control memory address register 3, and the data entered in the address designated by the number one control memory 1 is read. And then, when the above-mentioned memory access cycle counter 7 has become "0" due to the above-mentioned subtraction counter 8, the "0" detector 9 detects this, outputs "1" and places the AND circuit 5 in the ON state. In this way the data read from the number one control memory 1 is output to the control memory output register 6 by way of the AND circuit 5. And, based on that address information, the address information of the control memory that should be accessed next is entered in the control memory address register 3, and at the same time various control signals are transmitted to the necessary places. If the address information read by means of this is in the number one control memory 1 again, by means of the method mentioned above, the number one control memory I is accessed again.

However, when the address information that is read next is in the number two control memory 2, first, the decoder 4 sets the selection signal CS1 to "1" by means of said address information entered in the control memory address register 3, and the data entered in the address designated by the number two control memory 2 is read. And, the memory access control signal (MACC) II becomes "1" and the AND circuit 18 attains the ON state. At this time, a large numerical value that is different from the fixed value which the arithmetic unit 10 computed and which was generated from the fixed value circuit 11, was generated and set in the memory access cycle counter 7 by way of the AND circuit 18.

When this value has become "0" due to the subtraction counter 8, in the same way, the "0" detector 9 outputs "1". And, the data read from the number two control memory 2 at this time becomes entered in the control memory output register 6. This type of activity can be repeated and a number two control memory 2 with an access time that differs from that of the number one control memory 1 can be accessed when necessary.

Of course, if, in response to the conditions at that time, due to a microcommand an external entered signal EXTW is made "1", the AND circuit 15 attains the ON status, and the constant CSDR given from the microcommand can also be set in the memory access cycle counter 7 from the local store, and the like. And, when the +1 counter is used instead of the subtraction counter 8, and the value of the memory access cycle counter 7.

instead of the "0" detector 9, has become a certain value, the AND circuit 5 can also be configured so as to attain the ON state. And, when changed to one that has an access time that is different from that used up to then as the number one control memory, without fixing the numerical value entered in the fixed value circuit 11, for example, configuring so that it can be set from the service processor 16, and the like, shown by the dotted line, that value can also be set in line with this new one.

As explained above, according to the present invention, even if the access times of the number one control memory and the number two control memory differ, the memory interface does not have a synchronization loss, and is acceptable by simply changing the value set in the memory access cycle counter. For that reason, the control memory that accommodates a microprogram, for example, enters routines with a high frequency of use in a region that uses a high-speed device, and the other routines are entered in a region that uses a low-speed device. And if this low-speed device is made one of mass storage, ultimately, control memory of mass storage can be obtained at a comparatively low cost. And, when all the control memory is constituted of a low-speed device, it can also be used as a high-speed control device by using only one part in a high-speed device.

Furthermore, appropriately changing the execution speed of microcommands and the microprogram quantity of the microprogram control device in response to various uses also becomes simple, if the present invention is used.

That is, there is the objective to want to make the control memory mass storage, and in the kind of case in which the access time of the control memory is acceptable, even when it is somewhat slow, it can be realized without changing the circuit of the control device, even if the access time of the entire control memory is slow and is changed to one of mass storage.

Furthermore, in the above explanation an example used as control memory was explained, but, of course, the present invention is not limited to this only.

4. Brief Description of the Drawings

The attached drawing shows the constitution of one embodiment of the present invention.

In the drawing: 1 indicates the number one control memory; 2 indicates the number 2 control memory; 3 indicates the memory address register; 4 indicates the decoder; 5 indicates the AND circuit; 6 indicates the memory output register; 7 indicates the memory access cycle counter; 8 indicates the subtraction counter; 9 indicates the "0" detector; 10 indicates the arithmetic unit; 11 indicates the fixed value circuit; 12 to 15 indicate AND circuits; 16 indicates the service processor.

[in the drawing]

[line coming from 15] (CSDR) (constant)

[line coming from 14] memory access start

[lower right, from CSDR] control signals

MACCI, MACCII, EXTW, memory access start

(19) Japanese Patent Office (JP)

(12) Official Gazette for Kokai Patent Applications (A)

(11) Japanese Patent Application Kokai Publication No. S57-14922

(51) Int. Cl. ³

Identification Symbol

JPO File Number

G 06 F 1/04

6974-5B

13/00

7361-5B

(43) Kokai Publication Date:

Number of Inventions:

January 26, 1982

Request for Examination: Not Submitted

(Total of 3 pages in the original Japanese)

(54) Memory storage device

(21) Patent Application Filing Number:

S55-89232

(22) Patent Application Filing Date:

July 2, 1980

(72) Inventor:

Junichi Taguri

c/o Hitachi, Ltd., Kanagawa Plant

1 Horiyamashita, Hadano City

(71) Applicant:

Hitachi, Ltd.

1-5-1 Marunouchi, Chiyoda-ku, Tokyo

(74) Agent:

Toshiyuki Susukida, Patent Attorney

Specification

1. Title of the Invention

Memory storage device

2. Claims

In a memory storage device that operates synchronized to the master clock of a central processing unit, a memory storage device characterized by the fact that multiple groups of

a clock selector that selects from the above-mentioned master clock an interface signal receiving and sending clock, and due to the fact that the selection conditions of said clocks are established from the outside,

a configuration control register that controls the above-mentioned clock selector by said selection conditions are provided.

3. Detailed Description of the Invention

The present invention relates to a memory storage device (hereafter referred to as "MS"), particularly, one related to an MS that can freely select the receiving and sending clocks of the interface signal.

In an MS that carries out the receiving and sending operations of the interface signal synchronized with the master clock of the central processing unit (hereafter referred to as "CPU"), taking into consideration the delay due to the machine cycles of the CPU, as well as the length of the cable between the CPU and the MS, and the like, the transfer time between the CPU and the MS is decided among any of 1/4, 2/4, 3/4 or 4/4 machine cycles, and the like.

After that, the MS decides the interface signal receiving and sending clock based on the sending and receiving time of the interface signal in the CPU, and furthermore, the transfer time decided as mentioned above.

FIG. 1 is a connection diagram of the conventional MS and CPU.

In MS1 an interface receiving latch 2, an interface sending latch 3, a control part 4 and a memory part 5 are provided and connected to the CPU 6 via the interface receiving latch 2 and sending latch 3.

The n interface signals S_i (1 – n) transferred from the CPU 6 are latched to the interface receiving latch 2 by the respective clock signals ti. The control part 4 and the memory part 5 operate according to this latch information.

The interface sending latch 3 sends the report information of this series of operations to the CPU 6 as m interface signals $S_o(1-m)$ according to the clock signal tj.

In the case of FIG. 1, as for the latch clocks n, tj of the interface receiving latch 2 and the interface sending latch 3, the respective clocks divided from the clock generating part 10 of the CPU 6 are used, and with respect to the sending and receiving clocks of the

interface signal in the CPU 6, clocks that have shifted only the transfer time (1/4, 2/4, 3/4 or 4/4 machine cycles, and the like) between the CPU 6 and the MS1 are used.

In this way, because up to now the interface signal receiving and sending clocks in the MS are fixed by the hardware, when a change of the machine cycle and a change of the connection group length has occurred, a large scale change of the hardware is necessary. Furthermore, sharing the MS is impossible by other CPUs which have different machine cycles or connection cable lengths, and a MS becomes exclusively used for a specific CPU.

The purpose of the present invention is to offer an MS that gives a logical degree of freedom to the time relationship of the interface system and makes possible a connection to many types of CPUs that have different machine cycles as well as a change of the time relationship of the interface system, without changing the hardware, in order to solve the above-mentioned conventional problem.

The MS of the present invention is characterized by the fact that it provides multiple selectors for selecting clocks that decide the timing of the receiving and sending of the interface signal, and forming a pair with these selectors, configuration control registers that control the selection condition of the selectors, and select the interface signal receiving and sending clocks by writing control information from the outside to these configuration control registers.

Below, the embodiment of the present invention is explained by means of FIG. 2.

MS1, the same as formerly, provides an interface receiving latch 2, an interface sending latch 3, a control part 4 and a memory part 5 connected to a CPU 6. The n interface signals S_i (1 – n) sent from the CPU 6 are latched to the interface receiving latch 2 by each clock signal ti. The control part 4 and the memory part 5 operate according to this latch information.

The interface receiving latch 3 sends the report information of this series of operations to the CPU 6 as m interface signals $S_o(1-m)$ by means of a clock signal ij.

MS1, besides these, is provided with a configuration control register 7 and a clock selector 8, and the latch clocks of the interface receiving latch 2 and the interface sending latch 3 each receive the clocks ti or tj logically selected by the clock selector 8. Furthermore, the logical clock selection based on this clock selector 8 is controlled by the configuration control register 7. Furthermore, the writing in of the selection conditions to the configuration control register 7 can be executed by various methods such as scanning in or the operation of a switch of a panel.

Furthermore, with respect to the input/output interface signals, multiple sets of the configuration control register 7 and the clock selector 8 of these have been prepared, and by the writing in to each configuration control register 7, logically and freely selecting the receiving and sending clocks of the interface signal is possible.

As explained above, according to the present invention, because the receiving and sending clocks of the interface signals of the MS can be logically and freely selected, the sharing of the MS by CPUs that have different machine cycles or connection cable

lengths is possible, and in the state of being connected to a specific CPU, there is no necessity to change the hardware at the time of a change of the machine cycles, a change of the connection cable length, or a change of the performance of the memory device. Moreover, the clock signal can be changed experimentally, and a marginal test of the interface signal can be carried out simply.

4. Brief Description of the Drawings

FIG. 1 is a connection diagram of the conventional MS and CPU; FIG. 2 is a connection diagram of the MS and CPU that shows the embodiment of the present invention.

- 1 memory storage device (MS)
- 2 interface receiving latch
- 3 interface sending latch
- 4 control part
- 5 memory part
- 6 central processing unit (CPU)
- 7 configuration control register
- 8 clock selector
- 10 clock generating part
- to 3 master clock
- $S_i(1-n)$ interface receiving signal
- $S_i(1 m)$ interface sending signal

Agent: Toshiyuki Susukida, Patent Attorney

- FIG. 1
- FIG. 2